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1. GENERAL INFORMATION
This section contains general information concerning two among wavelength
infrared (,''MIR) focal planes equipped with mosaic arrays featuring 16x16 detec-
tor elements, and an associated electronics unit ghat is required to operate the
devices. Included are descrip rcions of the focal plane conf"gurations and of the
i	 electronics unit.
1.1 System Description
An LWIR detection system is created by interconnecting either of the two
focal plane assemulies (FPAs) with the electronics unit as shown schematically
in Figure 1.1. The on-focal plFAne scanning electronics chips are controlled by
timing signals generated by the electronics unit, and a wide range of sample or
frame rates can be obtained by using the internal or an external clock.
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Figure 1 . 1 System configuration
The outputs from on-focal plane pre-amplifiers ( source followers) are processed
by correlated double sampling (CDS) circuits contained within the electronics unit;
the CDS signal processing scheme is also referred to as delayed differential samp-
ling.
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The aystem 1s energized by a low-voltage power supply mounted inside
the electronics unit, and it is operated from a standard 11OV/60 Hz source.
1.2 Focal Plane Descriptions
The focal planes both consist of a 16x16 element bismuth -doped silicon
charge-injection -device (CID) array, scanning electronics chips to control the
CID readout, 16 low-noise MOSFET source followers (one for each row output), ane
a resistance thermometer.
The detector array configuration is shown in Figure 1.2. A 16x16 element
CID (MOS capacitor) is obtaired by implanting 16 transparent strip electrodes
(raw electrodes) on the front surface of a Si:Bi wafer, and placing 256 squeXe
(5x 5 mil t ) aluminum contacts on top of an approximately 2,000 angstrom units thick
oxide layer on the rear wafer surface. These contacts, as indicated in the 'Fig-
ure, are interconnected along columns.
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r— --- ------------ --^
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Figure 1.2 16x16 element CID array configuration
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In addition to the contact pads ( gete contacts), the rear surface also
contains a guard ring structure in the form of a conductive trace which surrounds
the gate contacts and serves to delineate the effective size of a detector element
by shaping the internal electrical field distribution. The overall geometry
of the rear surface configuration is sketched in Figure 1.3, and details of the
transparent electrode strips are presented in Figure 1.4.
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Figure 1.3 Rear surface electrode geometry
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Figure 1.4 Transparent electrode geometry
The hook-up of the scanning electronics which consists of two chips is
shown in Figure 1.5. The read (Vss ) and store (Vcc ) voltages are generated by
the electronics unit, and they may be adjusted for optimum system performance.
The gates of the 16 MOSFET source followers are connected to individual
transparent electrode bonding pads.
1ach FPA is equipped with a calibrated Allen-Bradley resistance thermometer.
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Figure 1.5 Hook up of focal plane scanner chips
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Calibration data for these thermometers are given in Appendix A.
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The two focal planes are identified as Unit #1 and Unit #2. The manner
in which Unit #1 is laekaged is indicated in Figure 1.6 along with Information
on pin connections. The unit consists of two conventional flatpacks mounted
back -to-back. One flatpack houses the scanner chips, and the other flatpack con-
tains the 16x16 element detector array, the 16 MOSFET source followers and associ-
ated 40 M o load resistors ( distributed with eight MOSFErs on either side of
the array), and the resistance thermometer. The terminals identified as row A and
row B are connected to the transparent electrodes adjacent to the rnw 1 and row
16 electrodes, respectively. The terminals for the resistance thermometctr have
not ueen identified in the figure, but they may be easily determined by visual
examination of the unit.
The packaging configuration of Unit #2 is completely different from that
of Unit #1. Figure 1.7 shows that the array, the scanner chips, and the MOSFET/
load resistor combinations In two groups of eight are, mounted in individual flat-
packs which in turn are mounted on a one-quarter inch thick, circular aluminum
disk equipped with a 191 ohm heater. Figure 1.'j also provides the unit's pin
connections. The terminals identified as row A and row B are connected to the
transparent electrodes adjacent to the row 1 electrode, such that row A corres-
ponds to "row 0" and rc -+ B corresponds to "row -1". Similarlyt the row C terminal
is connected Lo the transparent electrode adjacent to the row 16 electrode.
1.3 Description of Electronics Unit
The electronics unit provides timing pv 'lses,si ,gnal processing, and supply
voltages, thereby creating a stand -alone unit for most applications. The unit
also features a frequency counter used to measure frame rates and a multi -meter,
both of which are built-in. Furthermore, it is constructed using a conventional
circuit card cage that is- attached to a standard 19 inch wide rack panel.
The layout of the unit's front and rear panels is shown in Figures 1.8
and 1.9, respectively. Detailed circuit diagrams are presented in Appendix B.
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r2.0 OPERATING INSTMCTIONS
This section details the manner in which either of the focal plane as-
semblies are interconnected with the electronics unit, and contains explanations
of how the LWIR system may be operated.
i
i,	 2.1 System Setup
In preparation fcr test, the focal plane is mounted and wired into a
suitable liquid helium Dewar vessel. It is preferable to employ a Dewar mount
which permits the FPA to be temperature controlled because the performance of the
CID detector element's is strongly temperature dependent with performance peaking
around 11 K. The Dewar wiring task is in practice the most difficult part of the
setup, and wiring errors are not uncommon. For this reason it is recommended
that a room-temperature checkout of the system be made prior to cool-down. Al^hough
detector performance cannot be assessed at room temperature, proper functioning
of the scanning electronics and the MOSFET source followers can easily be verified
by monitoring the FPA output signal using an oscillosccpe.
With the exception of the Dewar wiring, the interconnection scheme is
very simple. All timing and supply voltages, i.e. all inputs necessary for oper-
ation of the FPA, are available on the front panel of the electronics unit. FPA
output signals, in contrast, are connected to terminals on the electronics unit's
rear panel. The hook-up is shown diagramatically in Figure 2.1.
The internal clock allows for operation at fixed frame rates of about
103/2N , where N = 0, 1, 2,3... . If different frame rates are desired for parti-
cular applications, an external, variable frequency square wave generator may be
connected to the front panel; the operating frequency of the external generator
must be 1E times higher than the desired frame rate. A switch is provided on the
front panel to change frcin internal to external clock operation.
To complete the setup, it is recommended that the timing of the dc-restore,
sample and hold (S/H), and read commands be measured and recorded in a Test Log
a
2-1
b;
0
V
D
WJ
W
O
O
M
m
u
Oti
U
v
a^
^d
cz
Cd
e
v
m
to
a
P,
U
O
4-i
4-4
O
P4
a
O
x
N
v
W
Q
LL
.- . J
2-2
sample & hold
r
Book for future reference because noise voltages and output levels, including
zero -signal baseline levels, depend on them. Recall that the dc
-restore and
S/H commands control the operation of the CDS signal processor, while the read
command is the pulse which momentarily effects inversion
-mode conditions (as op-
posed to accumulation
-mode conditions) at the CID's oxide-semiconductor interface.
+	 The significance of the timing of these commands becomes clear if one considers
I	 a typical CID output signal prior to CDS signal processing; such a signal is shown
in Figure 2.2.
level corresponds
to zero Rate voltage_
[rde-restore
V1
 
reed
time
	 `Dread pulse
Figure
	 Waveform of typical CID output signal
Near the end of an integration period the gate voltage on a MOSFEI' source
follower has decayed to nearly zero volts because its input capacitance has been
discharged through the lord resistor. Accordingly, the exact timing of the dc-
restore pulse relative to that of the read pulse is not critical. The relative
timing of the S/H pulse, in contrast, is important and may be critical if
'the LWIR system is used for precise radiometric measurements.
First, because the signal of interest, i.e. V 1 - V2, decays with time, the
measured value of this voltage difference depends on the time separltion between
its acquisition by the S /H circuit and the completion of the read command pulse.
Second, the delay, r, between dc-restore and S /H commands determines the transfer
function of the CDS signal processor; on,-^ finds that 1/f-noise components are
1	
minimized by choosing r as small as possible. In practice, r cannot be smaller
than the minirvim acquisition time of the S/H circuit chip used in the CDS signal
processor, or about q microseconds.
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	 Finally, because the read, store, and guard ring voltages can only be
optimized when the FPA is at operating temperature, it is recommended that the
room temperature checkout be performed initially with the following bias settings:
Vread tVse )	 -3 V
Vstore (Vcc 	 +3 V
Vguard - 0 V.
2.2 Operating Instructions
Following setup and room temperature checkout, the FPA musk be cooled to
about 11 K before the system can be operated. It is convenient to have a cali-
brated IR source available when performing the initial system adjustments. To
begin, a desired frame rate is chosen. The choice will depend on the required
1	 detector integration period, which, in turn, is a function of the IR irradiance;
large IR signals will regt,.re a short integration period, and vice verse. Recall
that the integration period, T, is approximately equal to the reciprocal of the
frame rate.
r
For a given clock frequency (obtained from either the internal or an ex-
3	
ternal clock), the frame rate may be changed by factors of two using the "Frame
Adjust" control switches marked "N" and "M", and which are located on the front
panel of the electronics unit. Briefly, the function of these switches are as
follows: For M = 0, the frame rate equals f 
clock f(lFx2 N` ), where N is the setting
of the "N" switch. Furthermore, the readout of the lE detectors in each row
requires a whole integration period because the read-commands of adjacent detec-
tors are spaced T116 seconds apart. For the long integration periods necessary
{	 when measuring extremely low-level IR signals, one may wish to read a row of
detectors out nearly simultaneously rather than have the readout occur equidistant-
ly in time throughout one frame. Such a "burst"-type readout may be obtained
by using the switch marked "M"; the frame rate is given by f clock,(16x2N+M) in
this case. The duration of the "burst", expressed as a fraction of the integra-
tion period, for different switch settings is most easily established by monitoring
(	 a row output signal on an oscilloscope. A synchronization signal available on
the front panel is used to trigger the oscilloscope. The "Sync Select" control
switch permits one to trigger on and to display any of the lr column channels
{	 contained in individual row outputs.
2-4
2-5
Slight differences in the characteristics of FPA #1 and FPA #2 may dic-
tate that. optimum performance requires different voltage and temperature values
for the two arrays. As mentioned. peak performance is achieved at an operat,ine
temperature o2' about 11 K. The precise temperature must be established experimen-
tally by varying the FPA temperature from approximately 8 K to around 13 K.
Signal and noise levels are functions of read, store, and guard ring vol-
tages. Again, optimum performance settings must be determined experimentally.
The operator may use Figures 2.3, 2.4, and 2.5 as a rough guide to bias voltage
(	
adjustment; these figurer•, display the results of evaluation tests in which lar-
ger than normal bias voltages were used. Caution is advised before attempting
operation at large bias voltages (t 7 V or larger) because damage to the scanner
chips may result. A b-Ult-in digital multimeter is provided on the front panel
to help perform quick measurements of bias settings.
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Figure 2.3 Noise output plotted as function of Vstore and Vread
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3. FUNCTIONAL TEST
lThe two focal planes and the electronics unit were functionally tested
prior to delivery.
Figures ;i.la through 3.1d for FPA #1 and Figures 3.2a through 3.2d for
FPA #2 display oscilloscope photographs of each of the lE row output signals
as observed during the functional tests. For convenience, each photograph con-
tains two differe.at row output signals, each of which is shown for both signal-on
and signal -off conditions.
The light-emitting-diode (LED) source used to flood the array was modulated
with a 7 Hz square wave. The upper trace for each raw output corresponds to
signal-off, while the lower trace represents signal-on. Column #1 is at the left
side of each photograph and is repeated following readout of the 16th
 column.
The test conditions for FPA #1 were: Vread = -5 V, Vstore ` 5 V, Vguard -1.9 V,
fframe " 250 Hz and the operatin g temperature was 7 K. Similarly, the test con-
ditions for FPA #2 were: Vread ^ -8 V, Vstore
	
2 V, 
Vguard - -2 V, fframe -
250 Hz, and the focal plane operating temperature was 6 K.
The functional test of FPA #1 verified that all 25( detector elements
were active. The result of the functional test of FPA #2 was that operation of
251; detector elements were verified. Two detector elements in column 15, speci-
fically the elements in rows 15 and 16 were non-operations.l.
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APPENDIX A
CALIBRATION DATA FOR TEMFFMATURE MONITORS
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Table A-1 Calibration data for FPA #1 temperature monitor
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Table A	 Calibration data for FPA #C temperature monitor
TEMPERATURE MC , N1TuR	 224
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11.0 52.51
1	 0 45.91
13.0 40.83
14.0 36.83
15.0 33.60
16.0 30.95
17. 0 28. 73
18.0 26.86
19.0 25:26
60.0 23.87
X1.0 22.66
--• 0 21.60
X3.0 20.66
4.0 19.82
_^.0 19.06
26.0 18.38
67.0 17.77
28. 0 17.21
29.0 16.69
30.0 16.22
A - ^,
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